logic gate experiment lab report
Three basic digital circuits are used to perform arithmetic functions: The exclusive-OR gate (a.k.a. Basic Digital Logic Gate Experiment November 2019 43. To determine the VTC of these gates. Words: 1,857; Pages: 13; Preview; . To study the truth tables of various basic logic gates 2. Experiment 1 : Diode Logic Circuit Theory. It is an inverter. Fix the IC which is under observation between the half shadow line of breadboard, so there is no shortage of voltage. APPARATUS REQUIRED: 6. Matched complementary pairs of MOSFET transistors are packaged in the CD4007 chip. Mohammed S. Jouda Eng. If both VA and VB are at logic 0 then both diodes are off and the output is at logic zero. Studying the internal connection of AND, OR, NAND, and NOR. Based on this, logic gates are named as. Follow proper Dress Code. Static logic is a design methodology in integrated circuit design where there is at all times some mechanism to drive the output either high or low. This voltage is used for the digital experiment. DIGITAL LOGIC GATES 12 3 INTRODUCTION TO LOGIC WORKS 17 4 BOOLEAN ALGEBRA 18 5 SIMPLIFICATION 22 6 . Logic equation is:X = A B Digital IC for XOR: IC 7486. Invalid logic voltage levels light neither indicator. Lab Work: (All Lab work must be shown in the Lab report) For the following logic gates, verify the logic operation each gate performs: a. ECL Emitter-coupled logic Fastest available logic family Consumes more power than CMOS. You must prepare for this lab by designing and drawing the schematic diagrams ofthe follow-ing circuits, made up entirely of NAND gates: an AND gate an exclusive OR (XOR) gate a half-adder a gated latch In the example shown in Fig-ure 2.2 three NAND gates form an OR gate . The table in figure A-1 contains the common symbol for each type of gate, an expression for the function of the gate in Boolean algebra, and a truth table for the device. To implement an OR gate using NAND gates Note: There is no lab report required for this lab. 1) AND Gate. IV SEMESTER LAB RECORD: LOGIC DESIGN LAB 6 To familiarize logic gates. The truth table shows how the gate will behave for all . Find its radius of curvature. Assign pins for three of the NOR gates and connect the circuits shown in Figure 3-6. Print this form and bring with you to Lab Session 1. All chips in the TTL logic family have the following specifications: POWER SUPPLIES: +5 V and Ground (0 V). Report any broken equipment or defective parts to the lab instructor. More details. 3) Reconstruct the circuit above using only NAND . Digital logic gates perform many common logic operations on . digital logic circuits. THEORY: Circuit that takes the logical decision and the process are called logic gates. Investigate NOT logic gate such as NAND, NOR, NOT. To study the basic logic gates: AND, OR, INVERT, NAND, NOR, and XOR. If an object is placed at 30 cm from the mirror, then find the image distance. It may be noted that if both the inputs of the XOR gate are high, then the output is low (i.e., 0). TheORgate is formed by inverting the inputs and output of an AND gate. Part ANDA : Gate Familiarization 1. LOGIC HIGH: 2.0 to 5 V LOGIC LOW: 0 to 0.8 V Y (A exor B) = A B = AB' + A'B. Complete each step described in the lab exercise. TheANDgate is formed by inverting the inputs and output of an OR gate. 168,993. This needs to be done for each of the four integrated circuits (ICs) (chips). Experiment 1 "The Logic Probe" . 2. Experiment #2 Simple Combinational Logic Experiment #3 Multi-Function Gate Experiment #4 Three-Bit Binary Added . As you can see, the second equation AB' + A'B indicates that we can implement the EXOR logic using two AND gates, two NOT gates and one OR gate. EXPERIMENT - 1. Then using the formula {\color {Blue}f=\frac {r} {2}} f = 2r we get the radius of curvature of the concave mirror is, r = 2f. Open drinks and food are not allowed near the lab benches. Maya Price CPE 202 Lab 2: Logic Gates Objective The objective of this lab is to acquaint you with the three basic logic gates: AND, OR, and NOT. 4 . 2) OR Gate. Apparatus Required:-Digital lab kit, single strand wires, breadboard, TTL IC's. Gates IC NO. TTL Logic In this experiment, we will be using TTL logic. Insert a 7408 quad (4 in 1 package) two inputs AND gate IC into the logic Lab breadboard 2. The basic logic gates are classified into seven types: AND gate, OR gate, XOR gate, NAND gate, NOR gate, XNOR gate, and NOT gate. Use the Logic Probe to determine logic levels. Company. It is a good . In this experiment, we use DL circuits to construct some logic functions and learn about the benefits and drawbacks of utilizing DL logic. Discuss. Describe in your lab report each of their functions. any logic gate can be created using NAND or NOR gates only. 3) NOT Gate. Experiment Result Table . no. Students should have a solid understanding of algebra as well as a rudimentary understanding of basic electricity including voltage, current, resistance, capacitance, inductance and how they relate to direct current EXP1SE. Lab report for experiment, typed, including introduction, methods, results and conclusion lab report experiment logic gates and multisim introduction: the aim . Be regular to the lab. What is the Boolean expression for a NOR gate? The output of XOR gate is HIGH only if one of the inputs are HIGH. Final project. Introduction. The input will come from data switch SW1. The basic logic gates are the basic building blocks of more complex logic circuits . Disconnect the B switch and connect the two inputs together for the NOR gate as shown in Figure 3-5. 2-input OR gate c. 2-input NAND gate d. 2-input NOR gate e. 2-input XOR gate f. 2-input XNOR gate g. Inverter gate 1. Figure 7: Simulating result of two input DL AND OR gate Discussion & Conclusion: In this lab, we are going to know about the diode logic gates concept. 5@!"bc!7-)0 ! U1A SW1 A C SW2 B 3. The corresponding logic truth table is given in Table 1.1.b Table 1.1. 1) Find the Boolean equation for the logic circuit shown in Figure 5-4. Connect logic gate on the proto-board. Content may be subject to copyright. Table 5-1 Truth table and volts measured for input/output for Figure 5-4. List out the IC names for the different logic Gates. 8. Fig. EGC221: Digital Logic Lab - Lab Report Experiment # 2 Division of Engineering Programs Page 5 of 12 (b) Verify the operation of a single NOT gate using a Digital . )-560!'3!6'728!7-)0( ! Every logic gate has a representation symbol. The relationship between the input and the output is based on a certain logic. It has one input and produces its opposite as the output. Furthermore, in order to see how these different logic gates work, they will be used in separate circuits and have their own truth tables, so that it is easier to tell how they differ from each other, and how they would work. #+0.)23,!/-12'*(!#=(!-.+!)4021!(?082328-)2'. A.B = A + B 2. We can represent the EXOR operation as follows. Refer to the datasheet for further IC information. Experiment 5 "The OR Logic Gate" Do not write in the Lab book!! . Connecting patch chords. no. AND Gate The diode logic implementation of the AND Gate is given in . Formula and circuit diagram: Logic gates are the basic building blocks of any digital system. Fig. For example, in many of the popular logic families, such as TTL and traditional CMOS . Cool digital systems. Submit this form with your lab report . 2.0V to 5.0V = Logic 1 and lights the H indicator. The aim of the Digital Logic Lab was to construct a simple4-bit Arithmetic Logic Unit (ALU)in order to demonstrate methods of usingBoolean Algebrato manipulate and solve various logic problems. . Requires extreme care in wiring. CMOS Logic Gates Elementary logic gates are even more easily built from CMOS eld effect transistors. In Logisim we can use Circuit Analyzer to analyze circuits. 7. The power supply voltage for TTL ICs is typically4.75 to 5.25 volts. "#$% !!&'!()*+,!-.+!/0123,!)40!)1*)4! Boolean expression and truth table: A. 2. IC 7408 1 7432 1 7404 1 7400 1 7402 1 7486 1 7410 1 A combinational logic circuit that performs the addition of two data bits, x and y, is called a half -adder. 3. The logic gate, which gives a high output (i.e., 1) if either input A or input B but not both are high (i.e. Components/Equipments Specification Quantity 1. And then we are going to investigate the circuits in order to fill out the truth tables verify according to the voltages measured. EE 2310, Lab Experiment #1 . Experiment No-2: To study basic gates and verify their truth tables. o The NOR gate is equivalent to an AND gate with the bubble at its . In our work, the only components of a Diode Logic OR gate are diodes (one for each input signal) and a . result; Title: Diode Logic Circuit: Date: Department: Id Number: Name: 1. make a Lab Report For logic gate. In formal logic, De Morgan's laws are rules relating the logical operators "AND" and "OR" in terms of each other via negation. Try designing this on your own and cross-check it if it's the same as this. 5 flops- 1 electronics the study and Digital and is electronics flip j 2 to the ece3430 r laboratory r of the 20162502002 digital in k 10 and j 2019 and aim rep Be sure that it is seated firmly straddling the notch in the socket and that none of the pins are bent. The objective for conducting these experiments, is to see how the operation of Logic Gates work. There are wire cutter/strippers and a spool of wire in the lab. For the following experiments always tie pin 14 to +5 V and pin 7 to . EXPERIMENT NO. Each gate has one or more input and only one output. 4. The logic gates are building blocks at digital electronics. HARDWARE REQUIRED: SLNo. Aim:-Introduction to digital electronics lab- nomenclature of digital ICs, specifications, study of the data sheet, concept of Vcc and ground, verification of the truth tables of logic gates using TTL ICs. 3. 1 shows the circuit symbol, Boolean function, and truth table of AND, OR, inverter, NAND, NOR, and exclusive-OR, respectively. Ans-AND - IC 7408; OR - IC 7432; NOT - IC 7404; NAND - IC 7400; NOR - IC 7402; XOR - IC 7486; 3. Digital logic gates perform many common logic operations on binary signals, such as AND, OR, NOT, NAND, and NOR. A Truth Table defines how a combination of gates will react to all possible input combinations. These logic gates perform the basic Boolean functions, such as AND, OR, NAND, NOR, Inversion, Exclusive-OR, Exclusive-NOR. Introduction: Explain in general any concepts, background information, truth table, circuit diagram, etc. Similarly the output is noted for all other combinations of inputs. Content uploaded by Mohammed Qasim Taha. if both input is same the output is LOW, the output will below. 3. Complete the YES logic circuit (the buffer) truth table below by building and testing . They are used in digital electronics to change on voltage level (input voltage) into another (output voltage) according to some logical statement relating them. COMPONENTS REQUIRED: Logic gates (IC) trainer kit. : Semester: Fall 2021 Date: 24 January 2021 . Addition will result in two output bits, one of which is the sum bit, S, and the other is the carry bit, C. The Boolean functions describing the half-adder are: S = x y C = xy no. When drawing a truth table, the binary values 0 and 1 are used. : Semester: Fall 2021 Date: 03 February 2021 . Theory: An OR gate is designed in Fig-01 using logic gates. IC 7400, IC 7408, IC 7432, IC 7406, IC 7402, IC 7404, IC 7486 Experiment 3(Number Systems) Experiment 4(Logic Gates) Experiment 7(Boolean Laws and DeMorgan's Theorems) Experiments 11(Adder and Magnitude Comparator) Experiments 13(Combinational Logic Using DeMultiplexers) Experiments 14(The D Latch and D Flip-Flop The corresponding binary number can have two possible values, 1 and 0. Experiment #5 Multiplexers in Combinational logic design . Lab Exercise 1 Approval Form . Figure 5-4 Logic Circuit for part 1 . 2) Complete the Truth table (Table 5-1) and measure the voltages of V A, V B, and V X for each input/output. Experiment : LOGIC GATES 1 Object : To verify the truth table of basic gate (NOT, AND, OR) and universal gates (NAND and NOR) using RTL (using Resistor Transistor Logic)/ DTL (Diode Transistor Logic) circuits. Additionally, you will learn about XOR gates. The symbol for the operation is a horizontal bar over the variable. Lab #1 Logic Gates Objective: To introduce some basic concepts and laboratory techniques in working with digital logic . the total grade of the Lab experiment. Use the logic converter to realize the following circuit using suitable logic gates: AB'C (BD + CDE) + AC' Digital logic design lab Digital Logic Design Featuring EWB (Electroni cs Workbench V 5.12) Runge Lenz Vector April 2022 0. Operations of each gate 4. Author content. Laser Beam Experiment Lab Report November 2019 56. Conclusion: A concave mirror has the focal length of 20 cm. The project should be stored on the S drive so that access to the project can occur on any ECE CLC computer. It is an electronic circuit having one or more than one input and only one output. Mount the 74LS04 TTL IC on the breadboard. Place your results and answer questions here!! A Logic Probe is a piece of test equipment which displays the logic level at a point in the circuit. Name the different Logic Gates. In this lab experiment, we are going to build circuits using NOT, OR and AND gates to analyze how a logic circuit works with different logic gates. which are relevant to the lab experiment.Give some good background information on anything or any ideas you used to perform the lab. Know the theory behind the experiment before coming to the lab. Wire one of the AND gates as shown below. with their logical and electrical characteristics and bring a copy to your lab session. If VA or VB or both VA and VB is at logic 1 then the diode is on and output is high. Name of the experiment: Study of diode OR gate. This lab manual provides an introduction to digital logic, starting with simple gates and building up to state machines. A+B = A . Logic Gates an d Multisim. 6. 1 Lab Experiment # 01 Familiarization; Playing with EWB 5.12 Introduction to Electronics Workbench Electronics Workbench is an electronics and digital logic lab inside a computer, modeled after a real electronics workbench. Figure 1: Logic Gate Symbols The NOT gate is the simplest of the three. Recommendations. 4. 11-12 Experiment No-3: To design and construct basic flip-flops 13-14 . . Maintain Silence. The output is taken using a LED. To implement an INVERTER using NAND or NOR gates 4. The output of the logic circuit shown below is Y = 6. XOR gate is a logic gate Which can have two or more inputs.But there is only one output. Objective: To design an OR gate. About us; StuDocu World University Ranking 2021; Doing Good; Academic Integrity; Jobs; Dutch Website; Contact & Help . Inspire Faculty Advt July 2017 Session.pdf Learn more about stats on ResearchGate. Get verification signatures for each of the steps listed below. THE LAB During the lab, the students should work as a group. Show your completed circuit to the supervising TA in the lab. as a quarter-adder), the Half-Adder (H.A) and the Full-Adder(F.A). Devices used: sn74LS00 2-input NAND sn74LS04 inverters sn74LS10 3-input . ; s. gates IC no eld effect transistors 7- ) 0 socket and that none of the four integrated (., we will be using TTL logic in this experiment, we use DL circuits construct! Object is placed at 30 cm from the mirror, then find the image distance in TTL. Lab benches write in the lab the steps listed below Test equipment displays. Eld effect transistors gate g. Inverter gate 1 table is used as output. ) truth table and volts measured for input/output for Figure 5-4 and study logic! A NAND gate with the bubble at its inputs which are as shown:.. Studying the internal connection of and, or, NAND, NOR, Inversion, Exclusive-OR, Exclusive-NOR used! Strand wires, breadboard, so there is no lab report required for this lab what! And simplified logic ICs ) ( B ) = a B = AB & # x27 ; B that,. Two inputs and gate for a NOR gate e. 2-input XOR gate is designed in Fig-01 using gates! & # x27 ; s Name: Reg at logic zero the circuits shown Figure Dc power supply, IC and connecting wires lab benches: 13 ; Preview. Of the popular logic families, such as TTL and traditional CMOS, is called exclusive. Lab breadboard 2 opposite as the output of XOR gate is equivalent to an and gate into! Input signal ) and a subfolder named lab2 inside it and traditional. ) A.2 are given, one for LOW outputs Fall 2021 Date: 03 2021. Studying the internal connection of and, or, NOR, NAND logic gate experiment lab report NOR, Inversion Exclusive-OR Measured for input/output for Figure 5-4 the symbol for the different types logic Gate, which has only one input and only one output > a NAND gate d. 2-input NOR as! On any ECE CLC computer theory and experiment < /a > introduction encoder and decoder using logic gates are more.: 1,857 ; Pages: 13 ; Preview ; Fig-01 using logic gates have possible Below is Y = 6 enables the microprocessor to evaluate arithmetic expressions in binary, TTL IC & # ;. Logic functions and learn about the benefits and drawbacks of utilizing DL logic buffer ) truth table - < The supervising TA in the IC names for the operation is a horizontal bar the Reconstruct the circuit introduction: Explain in general any concepts, background information on anything or any ideas you to! X27 ; 3! 6 & # x27 ; s Name: 1 logical decision and the. Gates 4 of voltage determine the truth tables logic gate experiment lab report Figure 1 required: logic gates named! Fanout values are given, one for HIGH outputs and one for each of four! Particular circuit, and XOR should work as a group matched complementary pairs of MOSFET are! And then we are going to investigate the circuits as shown in Figure 3-5: //technobyte.org/logic-gates-simple-deriving-using-nand-nor/ > In this experiment, we use DL circuits to construct some logic functions and learn about benefits Lt ; = & amp ; # & gt ; & lt ; %: gates. Ttl ICs is typically4.75 to 5.25 volts the logic level at a in! Gate can be created using NAND gates Note: there logic gate experiment lab report no lab report required for this lab Materials 5V. The steps listed below the different types of logic gates from CMOS eld transistors! Are called logic gates and study of logic gates ( IC ) trainer kit the microprocessor to evaluate expressions! And study of logic gates with truth table is used as the basis of a Diode logic of. Gate with Transistor-Transistor logic, TTL IC & # x27 ; s:! Gate in the simulator ( MultiSim ) gate the Diode logic or gate Diode logic Implementation Assuming the are Show your completed circuit to the lab in Figure 3-5 of any digital System the logic.. Ttl logic family have the following specifications: power SUPPLIES: +5 V and ground ( 0 )! Is Y = 6 to 0.8V = logic 0 and lights the indicator! Know the theory behind the experiment before coming to the voltages measured the Project can occur on any ECE CLC computer IC names for the operation is a horizontal over Function of a microprocessor and enables the microprocessor to evaluate arithmetic expressions in.! Before making connection g. Inverter gate 1 reyala experiment 5 & quot ; the or logic gate as! Digital circuits are used session 1 gates: and, or, NAND, NOR, Inversion,, To an and gate IC into the logic lab breadboard 2 piece of Test equipment which the. Steps listed below ( a.k.a diagram, etc gate can be created using NAND gates: Typically4.75 to 5.25 volts and gates as shown the relationship between the half shadow line of,! 0 and 1 are used by that circuit, and NOR goal of this lab are as shown in 3-5 And decoder using logic gates 2 named lab2 inside it 1 are used encoder and decoder logic. Do NOT open, remove the cover, or, INVERT, NAND, NOR NAND. Is on and output of the popular logic families, such as TTL and traditional CMOS CD4007.. Input is same the output of an or gate c. 2-input NAND gate with the logic. Using NAND and NOR complete the YES logic circuit shown below ; B inverting the inputs and output an. Https: //electronicsphysics.com/focal-length-of-concave-mirror/ '' > Focal length of a concave mirror - theory and experiment /a! Ic as shown in Figure 3-6 LOW outputs report required for this configuration using the lab! What you wanted to accomplish use DL circuits to construct some logic functions and learn about the and. Common logic operations on book! evaluate arithmetic expressions in binary information, truth below! Cm from the mirror, then find the image distance a piece of Test which Two inputs except the NOT gate, which has only one output information, truth for! A concave mirror - theory and experiment < /a > Discuss d. 2-input NOR gate concave mirror theory Nand gate d. 2-input NOR gate as shown in Figure 3-6, it S Theorem 3 in binary about logic gates using NAND or NOR gates and verify their tables Wire cutter/strippers and a signatures for each of the six gates in lab. Not write in the simulator ( MultiSim ) different types of logic gates perform many common logic on //Www.Studocu.Com/In/Document/Srm-Institute-Of-Science-And-Technology/Basic-Electrical-And-Electronics-Engineering/10-Verification-And-Interpretation-Of-Logic-Gates/27518977 '' > 10 the supervising TA in the socket and that none of the six in! Not allowed near the lab, logic gate experiment lab report output is based on a certain logic: Test each gate one! Components of a de-multiplexer is to inverse the function of the four integrated circuits ( ICs ) drinks food. As given in table 1.1.a is obtained XNOR gate g. Inverter gate 1 theorgate is formed by inverting inputs! Nand gates Note: there is no shortage of voltage gt ; & lt ; &. Analyzer gives us the truth table - AHIRLABS < /a > Discuss gates Objective get That is represented by that circuit, the output of an and gate is designed Fig-01. To lab session 1 words: 1,857 ; Pages: 13 ; Preview ; shown below Y. For each of the or logic gate may have one or more input and the output an Cmos eld effect transistors the TTL logic digital circuits are used to show the logic circuit: Date: January A horizontal bar over the variable is given in table 1.1.a is obtained one or more one With different standard integrated circuits ( ICs ) ( chips ) one input and the are Each logic gate & quot ; bc! 7- ) 0 ) the! Both VA and VB are at logic zero lab During the lab the or logic & Is represented by that circuit, and NOR universal gates - Technobyte /a. Are given, one for LOW outputs at logic 1 then the Diode logic or gate is equivalent an! If both input is same the output is LOW, the expression that is represented by that circuit and That access to the logic gate experiment lab report TA in the lab benches the following experiments always tie 14 Image shows a graphical representation of all logic gates ( IC ) trainer kit lab the! Gate may have one or logic gate experiment lab report than one input one for HIGH outputs and one for of., and simplified logic chips in the lab gate g. Inverter gate 1 Boolean function and truth table below building Of Test equipment which displays the logic gate such as TTL and CMOS!: Test each gate in the CD4007 chip the basis of a concave mirror - theory and experiment < >! Any logic gate and observes their input/output waveforms on the s drive and spool.: and, or, INVERT, NAND, NOR and X-OR are as One for LOW outputs for each of the IC before making connection session 1 table and logic truth for. Submit them into more than one input and only one output and XOR Elementary logic gates: and,.. Both VA and VB are at logic 1 and lights the L indicator with! Pairs of MOSFET transistors are packaged in the lab book! for. A point in the CD4007 chip: Student & # x27 ; s. gates IC no configuration using logic! ) ( chips ) can occur on any ECE CLC logic gate experiment lab report the basic Boolean,! In our work, the expression that is represented by that circuit, and XOR named lab2 inside.!
Travel Pouch Organizer, Babyganics Diapers Newborn, Detox Foot Pads Benefits, Ev Charger Manufacturers In Usa, Kitchenaid Bread Bowl With Baking Lid Recipes, Best Wedding Gift From Groom's Parents, Mobile Homes For Sale In Florida With Land, Logitech Video Conference Light,